Many papers show that floating-body devices have longer single-event transient(SET) than devices with bodycontact in SOI process. There are two main reasons for this phenomenon, one is because the Propagation Induced Pulse Broadening (PIPB) effect causes the pulsebroadening as the single-event transient propagates through the circuit which may affect the SET measuring results, and another is floating-body devices intrinsic lower vulnerability of SET. In previous papers, someone using TCAD simulation to prove that SOI device with and without body contact have identical SET sensitivity. However, they have no actual measurement result validating this similarity. In this work, we implement multiple identical short inverter chain in parallel to measure SET pulses avoiding PIPB effect, which demonstrates that the single-event transient vulnerability of SOI device with and without body-contact is similar and the main cause of SET pulse in floating-body devices becoming wider is the effect of PIPB. Results show that under a constant LET of 37.6 MeV-cm 2 /mg, singleevent transient pulse widths for 130nm PDSOI device ranges from 210 to 735 ps.
INTRODUCTION
SET induced by heavyion inadvanced digital circuits is a serious problem for aerospace systems. Siliconon-insulator (SOI) process gains inherent advantages over bulk process as the higher operating speed, lower cross section and lower charge collection. Compared to similar bulk technologies, SET pulse widths in SOI technologies are sharply shorter (Dodd and Shaneyfelt,2004) . Although the SOI floating-body devices have better performance as the reduced gate capacitance (Rozeau and Jomaah, 2000) , body contacts are required to remedy the body instability in partially depleted (PD) SOI devices (J.B. Kuo and S.C.Lin, 2001 ). The body contact structures such as H-gate and T-gatehave been used to eliminate the floating body effect (Annamalat,2004) , and the presence of bodycontactsignificantly improves the total ionizing dose (TID) tolerancethat is exhibited in floating-body SOI MOSFETs (Moen,2011) .
In designing radiationhardened circuits, the SET pulse width is often used as a critical parameter to mitigatesingle event effect (Narasimham and Ramachandran, 2006) . In this paper, we report the heavy ioninduced SET pulse widths experimentally measured in a 130nm partially depleted SOI process fordevices with H shape gate, T shape gatebody contacts and Floating-body without body contacts for the first time.The experiment details including on-chip self-triggering test chip description are introduced in Section 2. Discussions of Heavy Ion Experimental results and 3D TCAD simulation results are described in section 3. Finally, the conclusion is provided in Section 4.
. SELF-TRIGGERING TEST CHIP
130nm partially-depleted SOI CMOS devices with and without body contacts are studied here for SET sensitivity. H-shape gate and T-shapegate are two common ways used tosuppress the parasitic bipolar transistor effects and kink effects. Figure 1 shows the three kinds of gate structure device model (H-shape gate,T-shape gate, Floating gate). The devices are fabricated on Smart-Cut ® Wafers with a 150nm buried oxide, 2nm gate oxide and 100nm silicon layer thickness thin-film SOI. Fig. 2shows the overall schematic of test chip. It contains two circuit modules; one is aninverter chain of SOI MOSFET devices under test (left side inFig. 2), and another isa pulse snapshot circuit (right sideinFig. 2). The pulse snapshot circuit capturessingle-event transientpulses generated in the SOI MOSFET devices.We implement 32 identical test circuits in parallel on chip in order to obtain enough number of SET pulses during irradiation experiment.More details of each circuit modules are presented in the following. 1) Devices Under Test:The under test target SOI MOSFET devices consisted of a serial inverterchain end to end in which the SET pulse could generate and propagate. We used three chips, Floating gate, T-gate and Hgate devices to comparethe results. All of them are minimally sized inverter, 1.2V core devices, NMOS and PMOS width of each inverter is 0.3um and 1um, the etched gate length is 130nm.
2) Snapshot Circuit:The Snapshot circuitconsists of a trigger circuit and a trigger signal controlled FlipFlops chain. The trigger signal control Flip-Flops(TCFF) chain is a 30-stage inverter with a radiation-hardened DFF chain which is controlled by a Pass/Hold signal to propagate/save SET pulse. In the initial state, each inverterin the TCFF chain is attached end to end, allowing the single-event transientpulse to propagate through the TCFFchain. When the single-event transient pulse reaches the trigger circuit, it triggers an SR flip-flop, which subsequently turns off all passsignal controlled transmissions and turns on theholdsignal controlled transmissions at the same time to freeze the data in the chain. The D Flip-Flops access data from inverter outputs in sequence. Once all outputs have been read out by D Flip-Flop chain, aresetsignal initialize thehold/pass signals to prepare for measuring the next SET pulse (Rozeau and Jomaah, 2000) .For heavy ion experiments, the hit stage and SET pulse widthis uncertain, hence one can't ascertain whether the under test stage has recovered fully or not. If the TCFF chain is triggered and the charge collection of hit stage is still continuing，the inverterchain stage has not fully recovered, so the measured pulse width may be short than the actual one.To address this uncertainty, we introduced a long enough delay in the trigger circuit moduleto ensure the inverter stage has recovered fully.
The SET-pulsewidth can be measured inunits ofTCFF chain stage delays. For all pulsewidths in a rangefrom [(n−0.5)×stage delay]to [(n+0.5) ×stage delay], the affected TCFF stages countisn (Rozeau and Jomaah, 2000) . Thus the single-event transient pulse width (T W ) can be calculated by
WhereΔTis the delay time of two stages in the TCFF chain, N FF is the number of DFFstages affected by SET pulse. The SET pulsewidth determined willbe accurate to within±one-half of the stage delay.
We calibrated the TCFF chain delay time before the irradiation test. A ring-oscillator testcircuit with the same exact 500-stage inverter& radiation-hardened DFF chain was fabricated to measure the chain individual stage delay,ΔT.Under the nominal operating voltage1.2V, the chain delay time is about 105ps.That means the test chipcould measure single-event transientpulses ranging from 105ps to 3.15ns with a 52.5ps (one-half of the chain individual stage delay) measurement resolution (Narasimham and Ramachandran, 2006) . In addition, previous works show higher SET -pulse broadening effects for SOI and Bulk Inverter Chains (Gouker and Brandt, 2008; Gadlage, 2010; Gadlage and Gouker, 2009; Cavrois, 2008) . Data from 180nm SOI technologyindicates that for floating-body devices, the SET pulse will broaden approximately 3ps per inverter. Therefore, we useonly 10-stage inverter and 30-stage TCFF chain to reduce the Propagation Induced PulseBroadening (PIPB) effect influence on the measurement accuracy.
. RESULTS ANALYSIS AND DISCUSSION

Heavy Ion Test Results
Heavyion broad beam experiment of the 130nm PDSOI devices was performed at Heavy Ion Research Facility in Lanzhou (HIRFL).Krypton (Kr) struck at normal incidence with a LET of 37.6 MeV-cm 2 /mg was used as radiation source. During the experiment, the particle energy and incident anglewere kept constant. we stopped the irradiation when the fluence reached 1.0×10 7 particles/cm at the surface ofthe chip.
Figure3.
Histogram of single-event transient pulses occurred inFloating-body, T-gate and H-gate devices chips. Fig.3 illustrates histograms of the measuredsingle-event transientpulse widths for three devices test chip.Counts of SET pulses captured in the test chip are plotted as a function of measured pulse width T W . The single-event transientpulse width ranges from 210 to 735ps with a peak in the distribution center. For example, as for the T-gate devices inverter chain, the peak distributes between472.5ps to 577.5ps. This result demonstrates that even under a constantLET irradiation the widths of SET pulses fluctuatestrongly. This is reasonable because the position of the incident particle is entirely random during theHeavy Ion test, and the transient current response is affected seriously on the particleincident position in the device (such as a drain strike or a gate strike) (Cavrois and Gasiot, 2002) .All of three kind devices have similar distribution of SET pulse width. Thismaybe due to similar device structure with roughly the same charge collection effects of single event in SOI device.
TCAD Simulations
We performed 3D Mixed-modesimulations for 130nm PDSOI MOSFET devices, as illustrated in Fig. 4 , the second inverter's NMOS (or PMOS) transistor is modeled in3D-TCAD, therest of transistors are modeled in SPICE. The purpose of the 3D mixed-mode simulation for T-gate, H-gate and Floating-body device was to The mixed-mode simulation results of SET pulse are presented in Fig.5 . The particlehitsin the center of the gate, with a LET of 37.6 MeV-cm 2 /mg at normal incidence.For SOI device, the body region under the gate is the most sensitive region. As shown in Fig.5 , single-event transientpulse ofT-gate, H-gate and Floating-body devicehas almost the same width witha little nuance. The SET full-width half-rail (FWHR) pulse width at this struck node in mixedmode simulation is less than 300ps. Although this SET widths result is shorter than experiment measured result, the primary aim of thesepulse curves given here is to observe the trends ratherthan the actual result.The simulation results show obviously that the body contact does not seriously impact the SET pulse width. There are a number of factors that could cause the experiment measured pulse width to differ materially from the simulation result, an important one is theTCAD modeldopingconcentration and ion strike profilesnot match to the actual device.
Figure5.Simulated SET pulse widths under a constant LET of37.6 MeV-cm 2 /mg at the struck node for Floatingbody, H-gateand T-gate devices. In the simulation,the ion strikesat the center of the gate. Figure6.Mixed-mode model simulated for the T-gate device indicating the pulse width is seriously affected by the particleincident location. For "Edge of the Gate" simulation, the particleincident position is the edge of the gate towards the drain regions.
In Fig.6 , the particlehit location seriously impacts SET pulse width for the T-gate device. These pulse simulations are also executedwith a LET of 37.6 MeV-cm 2 /mg for the off-state transistor in a four minimally sized (1x) inverter chain. These simulations confirm that ion strikes in the body regions caused the largest pulse widths in these PDSOI devices, the SET-pulse widths diminish rapidlywith the incident locationaway from the center of the gate, ionincident in the center of the drain will not induce an SET.Identical simulations are also implemented for the Floating-body and H-gate device, which is the same as thosein Fig.6 . This simulation indicates that SET pulse width is depended on the inverter PMOS and NMOS charge-discharge capacity, W/L ratio and capacitance, affected less by body contact.These TCAD simulation results are consistent with the measured results presented in Fig. 3 , which can explain the similar distribution of SETpulse width for all three gate shape devices.
Circuit Verification
To examine single-event transient pulse widths was distributed in 210 ~735ps, we used T-gate MOSFET designed a verify chip. As showed in Fig.7 , the verify chip contains two different shift register chains which are composed of 900 stages hardened DICE-based DFFs (DICE-DFF) and hardened DICE-based DFF with 800ps delay filter (DFDICE-DFF) respectively. We use hardened DICE-based DFFs to eliminate single event upset (SEU) in the DFF stages. The test structure is dedicatedly designed such that a SEU hit on any DFF stage storage nodes does not affect the shift register chain output, to ensure that the shift register chain output is only affected by the SET-pulse. The delay filter is put on the D inputs in DFDICE-DFF shown in Fig.7(c) . 
Figure7.shift register chains
The verify circuit was under theidentical irradiation conditions with SOI device SET-pulse widthmeasurement. During testing, the shift registerchains were clocked at 40MHz. As shown in Fig.8 , the results verify the effectiveness of the T-gate device SET-pulse width we measured in this work. SET-pulse induced chain upset is less than 800ps, due to the delay filter, the number of single event upsets in DFDICE-DFF has been reduced by more than 70percent compared with the DICE-DFF. However, Fig.8 also shows that even added the delay filters, DICEDFFs still suffer from single event. I think that is probably due tothe SETvulnerability of the CK input line and thecircuit behind the output of delay filter. When SET occurs on CK inputline, a false clock rising edge would be generated and also caninduce DICE-DFF upsets. If a particlehits the output of the delay filter(shown in Fig.7(c) ), the data signal will also upset.
Figure8.Numbers of single event upsetsmeasured in DFDICE-DFF and DICE-DFF chains at LET of 37.6 MeVcm 2 /mg
. CONCLUSION
In this work, we compared the result of heavy-ion-induced SET pulses of Floating-body, T-gate and Hgatedevice in 130nm partially depleted silicon-on-insulator process for the first time. By using self-triggering snapshot circuit, SET-pulse widths were directly measured. The measurementindicates that the pulse widths of SOI devices range from 210 to 735 ps with a peak in the distribution center and the sensitivity of single event transient for device with and without body contact is similar. The PIPB effect causes the SET pulse in floatingbody devices becoming wider as it propagates through the circuit which affect the SET measuring results,body contact doesn't seriously affect SET-pulse width and the body region is the most sensitive area for PDSOI process. The delay filter method is demonstrated very effective for SET mitigation. 
